Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
Saved in:
主要作者: | Teh , J-Wing |
---|---|
格式: | Thesis |
出版: |
2004
|
主题: | |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
System-on-chip (SoC) testing using adhoc high-level design for-testability method
由: Cheng, Chen Kong
出版: (2009) -
SoC test scheduling algorithm using enhanced rectangle packing
由: Lee, Siaw Chen
出版: (2009) -
An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001) -
Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)