Text this: VHDL modelling and asic design of a shortest-path processor core for network routing