VHDL modelling and asic design of a shortest-path processor core for network routing
Saved in:
Main Author: | Teoh, Giap Seng |
---|---|
Format: | Thesis |
Published: |
2003
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
Scheduling of routing table calculation schemes in open shortest path first using artificial neural network
by: Abu Yazid, Mohamad Haider
Published: (2013) -
Determination of the shortest path by using genetic algorithms
by: Abu Hassan, Mohd. Fadzil
Published: (2008) -
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007) -
Asic design for healthiness recognition of agriculture
by: Chin, Linn Kern
Published: (2020)