Development of a rapid-prototyping VHDL design environment with test case implementation of a JPEG decompression module
Saved in:
Main Author: | Koay, Kah Hoe |
---|---|
Format: | Thesis |
Published: |
2000
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
by: Ahmad, Nabihah @ Nornabihah
Published: (2005) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
Hardware Implementation Of 2-D Discrete Wavelet Transform For JPEG 2000 Using Lifting Scheme
by: Bhuyan, Mohammad Shaharia
Published: (2008) -
JPEG 2000 Image Compression Using Wavelet Transforms
by: Yong, Joseph Chun Seong
Published: (2006) -
VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)