A VLSI computing structure array processor

A VLSI computing structure array processor

Saved in:

Bibliographic Details
Main Author:	Loh, Sun Meng
Format:	Thesis
Published:	1993
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003)

Implementation of barrel shifter and multiplier for the DLX processor
by: Goh, Teng Sun
Published: (2008)

VLSI design of digital crosspoint switch
by: Abdul Rahim, Muhammad Arif
Published: (1991)

Interconnect delay and routing in nanometer VLSI
by: Kuay, Chong Lee
Published: (2008)

A particle swarm optimization (PSO) for vlsi routing
by: Ayob, Mohd. Nasir
Published: (2011)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor
by: Chay, Chin Fatt
Published: (2012)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005)

Instruction set simulator development for altera NIOS 2 processor
by: Teh, Fu Sun Ivan
Published: (2008)

High-level design and synthesis of VLSI cell placement algorithm
by: Yusoff, Othman Hanafi
Published: (2022)

USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)

ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
by: Ooi, Tze Kian
Published: (2022)

Wirelength estimation in VLSI cell placement using machine learning techniques
by: Cheong, Zheng Quan
Published: (2022)

VLSI Implementation Of 2-D Discrete Cosine Transform Algorithm For Image Compression
by: Islam, Md. Shabiul
Published: (2008)

Development of a new arm processor evaluation board
by: Murugesu, Ganesan V.
Published: (2009)

Design and implementation of a power efficient data-aware SRAM Array
by: Mah, Meng Seong
Published: (2013)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
by: Liew, Meng Wei
Published: (2008)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
by: Mohd. Sazali, Mohd. Ilyas Sobirin
Published: (2012)

Implementation of embedded in-circuit emulator for DLX processor
by: Bee Wooi, Khaw
Published: (2008)

Stream processor architecture – streaming memory system
by: Ngo, Wai Loon
Published: (2015)

Face verification system on digital signal processor
by: Yap, Wooi Hen
Published: (2008)

Performance comparison of array antenna arrangement in a microstrip array antenna
by: Md. Hashim, Roshaniza
Published: (2010)

FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020)

14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
by: Khoo, Matthew Kah Wen
Published: (2022)

Multi-core 16-bit CPUs for PLC processor
by: Gan, Chi Qian
Published: (2022)

Design of the streaming processor architecture for microkernel controller and ALU
by: Anuar, Nuhairi
Published: (2015)

Design of a lan interfacing module for a softcore processor AMIR CPU
by: Lim, Hui Teng
Published: (2020)

Quantum computing modelling on field programmable gate array based on state vector and heisenberg models
by: Lee, Yee Hui
Published: (2017)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

Block-based neural network mapping on graphics processor unit
by: Ong, Chin Tong
Published: (2015)

VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array
by: Vakilian, Vida
Published: (2008)

Fast fourier transform module for implementation in Nios II embedded processor
by: Ahmed, Hisham Azhari
Published: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

RTL design of SHA-512 processor core for secure message hashing
by: Chua, Lee Ping
Published: (2008)

Dual band microstrip arrays and ultra wide band antennas with electromagnetic band gap structures
by: Masri, Thelaha
Published: (2009)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group