Modeling the effect of velocity saturation in nanoscale MOSFET
MOSFET scaling throughout the years has enabled us to pack million of MOS transistors on a single chip to keep in pace with Moore’s Law. The introduction of 65 nm and 90 nm process technology offer low power, high-density and highspeed generation of processor with latest technological advancement....
Saved in:
Main Author: | Tan, Michael Loong Peng |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2006
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/4593/1/MichaelTanLoongPengMFKE2006.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimization of nanoscale complementary metal oxide semiconductor performance
by: Teoh, Chin Hong
Published: (2007) -
Mobility enhancement of nanoscale biaxial strained silicon metal-oxide semiconductor field effect transistor
by: Wong, Yah Jin
Published: (2009) -
Design and characterization of nanoscale metal -oxide- semiconductor field effect transistor incorporating dielectric pocket
by: Mohammed Napiah, Zul Atfyi Fauzan
Published: (2009) -
Vertical channel structure and ballistic carrier transport of nanoscale metal oxide semiconductor field effect transistor
by: Saad, Ismail
Published: (2009) -
The development of vertical mosfet model incorporating a dielectric pocket
by: Alias, Nurul Ezaila
Published: (2009)