Arbitration schemes of wishbone on chip bus system
In the SoC development, the compatibility of IP cores is one of the challenges that need to be addressed carefully. Most of the time, IP cores is having different input output specifications with new platform. The Wishbone SoC interconnection Architecture is aim to provide a good solution for SoC in...
Saved in:
主要作者: | |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/47999/25/OngKokTongMFKE2014.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|