Arbitration schemes of wishbone on chip bus system
In the SoC development, the compatibility of IP cores is one of the challenges that need to be addressed carefully. Most of the time, IP cores is having different input output specifications with new platform. The Wishbone SoC interconnection Architecture is aim to provide a good solution for SoC in...
Saved in:
主要作者: | Ong, Kok Tong |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/47999/25/OngKokTongMFKE2014.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Integrated fare payment system in multi operators single market public bus network
由: Mokhtar, Safizahanin
出版: (2011) -
Modelling And Analysis Of Stacked-Chip Scale Packages (S-Csps) Encapsulation Process Using Finite Difference Method [TK7874. K46 2007 f rb].
由: Abdullah, Muhammad Khalil
出版: (2006) -
An alternative ranking scheme for computational grid resource selection
由: Seraydashti, Mehran Ranjbar
出版: (2013) -
Route discovery based on energy-distance aware routing scheme for MANET
由: Jailani, Abdul Kadir
出版: (2016) -
Improved connectivity in geographic routing protocols using delay-tolerant networks scheme in vehicular ad hoc networks
由: Karimi, Ramin
出版: (2013)