Software-based self-testing for a risc processor
Software-based self-testing (SBST) has been touted as the effective way to test the processors effectively, with reasonable test coverage, plus the advantages of at-speed testing, and without performance degradation in terms of area and power. Previous work has been done on combining SBST with parti...
Saved in:
主要作者: | Teh, Wee Meng |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/48617/1/TehWeeMengMFKE2014.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
RISC Design: Synthesis Of The MIPS Processor Core
由: Yew, Teong Guan
出版: (2003) -
Software-in-the-loop testing for product testing software in label test process
由: Tan, Chester Laurence Barcelon
出版: (2018) -
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
由: Ang, Kim Chuan
出版: (2010) -
An automated framework for software test oracle based on multi-networks
由: Shahamiri, Seyed Reza
出版: (2011) -
Software testing for BEETLINK E-Learning application
由: Abdul Latif, Azlina
出版: (2017)