Program control instruction class of x86 instruction set architecture compatible CPU
Digital system designers nowadays facing the challenge of need to come out new design or improved design fast such as IP core or interface system that will be embedded into System-On-Chip. Rapid prototyping requires platform for development design and testing of any digital system. A platform that i...
Saved in:
Main Author: | Ng, Teik Huat |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/48850/25/NgTeikHuatMFKE2014.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Enhanced NIOS II instruction set simulator using systemc
by: Zulkefle, Azman
Published: (2009) -
Instruction set simulator development for altera NIOS 2 processor
by: Teh, Fu Sun Ivan
Published: (2008) -
GCC toolchain's c compiler wrapper for the Amir CPU assembly language
by: Ee, Eline Bee Ling
Published: (2020) -
FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020) -
Design of a lan interfacing module for a softcore processor AMIR CPU
by: Lim, Hui Teng
Published: (2020)