Program control instruction class of x86 instruction set architecture compatible CPU
Digital system designers nowadays facing the challenge of need to come out new design or improved design fast such as IP core or interface system that will be embedded into System-On-Chip. Rapid prototyping requires platform for development design and testing of any digital system. A platform that i...
Saved in:
主要作者: | Ng, Teik Huat |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/48850/25/NgTeikHuatMFKE2014.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Enhanced NIOS II instruction set simulator using systemc
由: Zulkefle, Azman
出版: (2009) -
Instruction set simulator development for altera NIOS 2 processor
由: Teh, Fu Sun Ivan
出版: (2008) -
GCC toolchain's c compiler wrapper for the Amir CPU assembly language
由: Ee, Eline Bee Ling
出版: (2020) -
FPGA-based design of a math co-processor for the Amir CPU
由: Tan, Arthur Foo Yen
出版: (2020) -
Design of a lan interfacing module for a softcore processor AMIR CPU
由: Lim, Hui Teng
出版: (2020)