Systematic tuning procedure for analog design reuse methodology

Shrinking transistor is undeniably important especially to reduce fabrication cost and to increase power efficiency of electronic devices. However, as fabrication technology progresses into deep submicron process, analog circuit design complexity grows significantly together with the increase in des...

Full description

Saved in:

Bibliographic Details
Main Author:	Adnan, Ahmad Faisal
Format:	Thesis
Language:	English
Published:	2014
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/50681/25/AhmadFaisalAdnanMFKE2014.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.50681
record_format	uketd_dc
spelling	my-utm-ep.506812020-07-08T03:59:04Z Systematic tuning procedure for analog design reuse methodology 2014-03 Adnan, Ahmad Faisal TK Electrical engineering. Electronics Nuclear engineering Shrinking transistor is undeniably important especially to reduce fabrication cost and to increase power efficiency of electronic devices. However, as fabrication technology progresses into deep submicron process, analog circuit design complexity grows significantly together with the increase in design time due to complex behaviour of short-channel Metal-Oxide-Semiconductor (MOS) transistor. Current scaling rules are incapable of maintaining circuit performance as design technology moves to deep submicron process. This research carries out a study on the effects of fabrication process migration on analog design reuse approach and offers a complementary design solution. In order to prove the concept, two-stage Operational Transconductance Amplifiers (OTA) have been designed using Silterra 0.18 µm Complimentary-MOS (CMOS) fabrication process and were later migrated to Silterra 0.13 µm. Existing scaling rules were adopted in the study in order to maintain the original circuit performance in 0.18 µm process. The performance degradation problems due to the migration into a deep submicron process were observed. Then, a solid-state systematic transistor tuning procedure based on Direct Current (DC) output scaling rule was proposed and applied to rectify the performance degradation problem due to design migration. Result shows that it improves the accuracy of the analog design scaling and can be applied to both short-channel and long-channel designs. On a Miller amplifier test circuit, the proposed tuning stage results in an additional voltage gain up to 16 dB and twice faster settling time compared to a single-stage scaling alone, and approximately 33% less power consumption and 28% smaller silicon area when compared to the original design on 0.18 µm process. The research is expected to contribute to current development of analog design reuse methodology. 2014-03 Thesis http://eprints.utm.my/id/eprint/50681/ http://eprints.utm.my/id/eprint/50681/25/AhmadFaisalAdnanMFKE2014.pdf application/pdf en public masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Adnan, Ahmad Faisal Systematic tuning procedure for analog design reuse methodology
description	Shrinking transistor is undeniably important especially to reduce fabrication cost and to increase power efficiency of electronic devices. However, as fabrication technology progresses into deep submicron process, analog circuit design complexity grows significantly together with the increase in design time due to complex behaviour of short-channel Metal-Oxide-Semiconductor (MOS) transistor. Current scaling rules are incapable of maintaining circuit performance as design technology moves to deep submicron process. This research carries out a study on the effects of fabrication process migration on analog design reuse approach and offers a complementary design solution. In order to prove the concept, two-stage Operational Transconductance Amplifiers (OTA) have been designed using Silterra 0.18 µm Complimentary-MOS (CMOS) fabrication process and were later migrated to Silterra 0.13 µm. Existing scaling rules were adopted in the study in order to maintain the original circuit performance in 0.18 µm process. The performance degradation problems due to the migration into a deep submicron process were observed. Then, a solid-state systematic transistor tuning procedure based on Direct Current (DC) output scaling rule was proposed and applied to rectify the performance degradation problem due to design migration. Result shows that it improves the accuracy of the analog design scaling and can be applied to both short-channel and long-channel designs. On a Miller amplifier test circuit, the proposed tuning stage results in an additional voltage gain up to 16 dB and twice faster settling time compared to a single-stage scaling alone, and approximately 33% less power consumption and 28% smaller silicon area when compared to the original design on 0.18 µm process. The research is expected to contribute to current development of analog design reuse methodology.
format	Thesis
qualification_level	Master's degree
author	Adnan, Ahmad Faisal
author_facet	Adnan, Ahmad Faisal
author_sort	Adnan, Ahmad Faisal
title	Systematic tuning procedure for analog design reuse methodology
title_short	Systematic tuning procedure for analog design reuse methodology
title_full	Systematic tuning procedure for analog design reuse methodology
title_fullStr	Systematic tuning procedure for analog design reuse methodology
title_full_unstemmed	Systematic tuning procedure for analog design reuse methodology
title_sort	systematic tuning procedure for analog design reuse methodology
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2014
url	http://eprints.utm.my/id/eprint/50681/25/AhmadFaisalAdnanMFKE2014.pdf
_version_	1747817510445514752

Systematic tuning procedure for analog design reuse methodology

Similar Items