A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems

The concern with security problems has been rapidly increasing as computers and Internet services become a more pervasive part of our daily life. This need is further fueled by the advent of mobile electronic devices like smart cards, mobile phones and hardware tokens. Public key cryptographic syste...

Saved in:

書目詳細資料
主要作者:	Paniandi, Arul
格式:	Thesis
語言:	English
出版:	2006
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/5286/1/ArulPaniandiMFKE2006.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

A lightweight identity-based Rivest-Shamir-Adleman authentication scheme for mobile ad hoc networks
由: Eissa, Tameem
出版: (2011)

Implementation of embedded in-circuit emulator for DLX processor
由: Bee Wooi, Khaw
出版: (2008)

Fast fourier transform module for implementation in Nios II embedded processor
由: Ahmed, Hisham Azhari
出版: (2008)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
由: Hau, Yuan Wen
出版: (2005)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
由: Ooi, Tze Kian
出版: (2022)

Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
由: Sirkunan, Jeevan
出版: (2015)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
由: Paramasivam, Vishnu
出版: (2009)

Modeling of image processing algorithms for hardware-software co-simulation
由: Isa, Ibrahim
出版: (2015)

Implementation of barrel shifter and multiplier for the DLX processor
由: Goh, Teng Sun
出版: (2008)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

FPGA-based design of a math co-processor for the Amir CPU
由: Tan, Arthur Foo Yen
出版: (2020)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001)

High resolution impulse analysing system - hardware and software implementation
由: Kassim, Ahmad Tarmimi
出版: (2015)

Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)

Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
由: Rajah, Avinash
出版: (2005)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001)

ARM processor emulator
由: Mohd. Hashim, Mohamad Hasruzairin
出版: (2015)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012)

Implementation of TCP/IP stack for embedded internet appliances
由: Yeoh, Chun Yeow
出版: (2002)

Implementation of direct torque control of brushless DC motor utilizing digital signal processor
由: Noor Azam, Ahmad Faiz
出版: (2015)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
由: Low, Chiau Thian
出版: (2017)

Hardware/software system-on-chip co-verification platform based on logic-based environment for application programming interfacing
由: Teo, Hong Yap
出版: (2015)

Implementation of fingerprint biometric template system in embedded software design
由: Zakaria, Nor Farizan
出版: (2006)

USB soft core with altera Nios processor
由: Cheah, Chee Teong
出版: (2007)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006)

Hardware Implementation Of 2-D Discrete Wavelet Transform For JPEG 2000 Using Lifting Scheme
由: Bhuyan, Mohammad Shaharia
出版: (2008)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
由: Tan, Earn Tzeh
出版: (2014)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
由: Teh , J-Wing
出版: (2004)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
由: Abdul Rahman, Abdul Aziz
出版: (2003)

Embedded web server
由: Ahmad, Muhammad Shukri
出版: (2004)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group

Cannot write session to /tmp/vufind_sessions/sess_upa03f0sf7m6mqtr1c0qb57bl3