Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
Multiprocessor platforms have been introduced to solve the performance limitation of uni-processor platform. However, programming on a shared memory multiprocessor platform in an efficient way is difficult. The inefficiency of lock based synchronization limits the performance of the parallel program...
Saved in:
主要作者: | Sirkunan, Jeevan |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2015
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/53843/1/JeevanSirkunanMFKE2015.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
由: Paramasivam, Vishnu
出版: (2009) -
Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
由: Mohammed, Mohammed Isam Eldin Hassan
出版: (2020) -
Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012) -
Embedded video stabilization system on field programmable gate array for unmanned aerial vehicle
由: Mazlan, Mohd. Farizal Firdaus
出版: (2017)