Modeling and simulation of graphene three branch junction using verilog-A

Graphene three-branch junction device (G-TBJ) is a non-conventional device that offers promising potential in various application in digital (e.g. logic gates) and analog (frequency mixer, etc) circuit. Operation of G-TBJ can be explained by a capacitor-based equivalent circuit. However, the propose...

Full description

Saved in:

Bibliographic Details
Main Author:	Chin, Ee Mei
Format:	Thesis
Language:	English
Published:	2015
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/53880/1/ChinEeMeiMFKE2015.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.53880
record_format	uketd_dc
spelling	my-utm-ep.538802020-10-07T08:35:31Z Modeling and simulation of graphene three branch junction using verilog-A 2015-06 Chin, Ee Mei TK Electrical engineering. Electronics Nuclear engineering Graphene three-branch junction device (G-TBJ) is a non-conventional device that offers promising potential in various application in digital (e.g. logic gates) and analog (frequency mixer, etc) circuit. Operation of G-TBJ can be explained by a capacitor-based equivalent circuit. However, the proposed equivalent circuit neglects other device parameter and properties which can affect the characteristics of G-TBJ. The main objective of this project is to investigate other device model consist of graphene field effect transistor (G-FET). The feasibility of implementing of embedded Verilog-A models to simulate TBJ was assessed. The device simulation is performed using Quite Universal Circuit Simulator (QUCS). First, simulation results of single G-FET is verified against with result measured from fabricated GFET in experiment. Next, simulation is done at TBJ circuit level where two G-FET devices are connected at two terminals. Simulation result shows that model which is proposed and implemented in verilog-A has produced a close result with experiment and simpler device physics formula to describe the operation principle of GFET. Thirdly, TBJ is simulated as inverter. The inverter shows voltage gain of 0.0065 at voltage supply of 0.1V. 2015-06 Thesis http://eprints.utm.my/id/eprint/53880/ http://eprints.utm.my/id/eprint/53880/1/ChinEeMeiMFKE2015.pdf application/pdf en public http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:85851 masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Chin, Ee Mei Modeling and simulation of graphene three branch junction using verilog-A
description	Graphene three-branch junction device (G-TBJ) is a non-conventional device that offers promising potential in various application in digital (e.g. logic gates) and analog (frequency mixer, etc) circuit. Operation of G-TBJ can be explained by a capacitor-based equivalent circuit. However, the proposed equivalent circuit neglects other device parameter and properties which can affect the characteristics of G-TBJ. The main objective of this project is to investigate other device model consist of graphene field effect transistor (G-FET). The feasibility of implementing of embedded Verilog-A models to simulate TBJ was assessed. The device simulation is performed using Quite Universal Circuit Simulator (QUCS). First, simulation results of single G-FET is verified against with result measured from fabricated GFET in experiment. Next, simulation is done at TBJ circuit level where two G-FET devices are connected at two terminals. Simulation result shows that model which is proposed and implemented in verilog-A has produced a close result with experiment and simpler device physics formula to describe the operation principle of GFET. Thirdly, TBJ is simulated as inverter. The inverter shows voltage gain of 0.0065 at voltage supply of 0.1V.
format	Thesis
qualification_level	Master's degree
author	Chin, Ee Mei
author_facet	Chin, Ee Mei
author_sort	Chin, Ee Mei
title	Modeling and simulation of graphene three branch junction using verilog-A
title_short	Modeling and simulation of graphene three branch junction using verilog-A
title_full	Modeling and simulation of graphene three branch junction using verilog-A
title_fullStr	Modeling and simulation of graphene three branch junction using verilog-A
title_full_unstemmed	Modeling and simulation of graphene three branch junction using verilog-A
title_sort	modeling and simulation of graphene three branch junction using verilog-a
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2015
url	http://eprints.utm.my/id/eprint/53880/1/ChinEeMeiMFKE2015.pdf
_version_	1747817648837623808

Modeling and simulation of graphene three branch junction using verilog-A

Similar Items