Enhancing SRAM performance of common gate FinFET by using controllable independent double gate

This project is focus on the research and evaluation on the characteristic of independent controllable gate FinFET structure in static random access memory (SRAM) circuitry. BSIM-CMG model for common gate FinFET is chosen in this research. The independent controllable gate FinFET is constructed usin...

Full description

Saved in:

Bibliographic Details
Main Author:	Chong, Chung Keong
Format:	Thesis
Language:	English
Published:	2015
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/53897/1/ChongChungKeongMFKE2015.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.53897
record_format	uketd_dc
spelling	my-utm-ep.538972020-10-08T01:44:31Z Enhancing SRAM performance of common gate FinFET by using controllable independent double gate 2015-06 Chong, Chung Keong TK Electrical engineering. Electronics Nuclear engineering This project is focus on the research and evaluation on the characteristic of independent controllable gate FinFET structure in static random access memory (SRAM) circuitry. BSIM-CMG model for common gate FinFET is chosen in this research. The independent controllable gate FinFET is constructed using two parallel connection of common gate FinFET except the gate terminal, thus it has the independent controllable gate capability. SRAM 6T scheme is being chosen in this study and benchmarking with the conventional common gate FinFET SRAM. Netlist for device NMOS and PMOS, and the SRAM circuitry are being constructed and simulated with HSPICE tool. From the device perspective, through the dynamic gate voltage adjustment capability, the IV characteristic of this proposed structure has better drive currents with 1.1X for NMOS and 1.3X for PMOS compare to conventional common gate FinFET. Besides that, there is a significant reduction of leakage current in this proposed structure compare to the conventional common gate FinFET, the reduction leakage for NMOS and PMOS is up to 3 order magnitude. The results of the SRAM circuitry constructed by this proposed independent controllable gate FinFET structure has shown that the read and write margin are higher than the conventional common gate FinFET SRAM design. Besides that, the proposed structure in SRAM design is beneficial to low power application design as it has lower standby current. Furthermore, different back gate bias scheme for this structure is explored, and the optimum back gate scheme is proposed which having the reverse biased on Pull Down device and Pull Up device, with the dynamic gate voltage control on the Pass Gate device. 2015-06 Thesis http://eprints.utm.my/id/eprint/53897/ http://eprints.utm.my/id/eprint/53897/1/ChongChungKeongMFKE2015.pdf application/pdf en public http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:86584 masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Chong, Chung Keong Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
description	This project is focus on the research and evaluation on the characteristic of independent controllable gate FinFET structure in static random access memory (SRAM) circuitry. BSIM-CMG model for common gate FinFET is chosen in this research. The independent controllable gate FinFET is constructed using two parallel connection of common gate FinFET except the gate terminal, thus it has the independent controllable gate capability. SRAM 6T scheme is being chosen in this study and benchmarking with the conventional common gate FinFET SRAM. Netlist for device NMOS and PMOS, and the SRAM circuitry are being constructed and simulated with HSPICE tool. From the device perspective, through the dynamic gate voltage adjustment capability, the IV characteristic of this proposed structure has better drive currents with 1.1X for NMOS and 1.3X for PMOS compare to conventional common gate FinFET. Besides that, there is a significant reduction of leakage current in this proposed structure compare to the conventional common gate FinFET, the reduction leakage for NMOS and PMOS is up to 3 order magnitude. The results of the SRAM circuitry constructed by this proposed independent controllable gate FinFET structure has shown that the read and write margin are higher than the conventional common gate FinFET SRAM design. Besides that, the proposed structure in SRAM design is beneficial to low power application design as it has lower standby current. Furthermore, different back gate bias scheme for this structure is explored, and the optimum back gate scheme is proposed which having the reverse biased on Pull Down device and Pull Up device, with the dynamic gate voltage control on the Pass Gate device.
format	Thesis
qualification_level	Master's degree
author	Chong, Chung Keong
author_facet	Chong, Chung Keong
author_sort	Chong, Chung Keong
title	Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
title_short	Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
title_full	Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
title_fullStr	Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
title_full_unstemmed	Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
title_sort	enhancing sram performance of common gate finfet by using controllable independent double gate
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2015
url	http://eprints.utm.my/id/eprint/53897/1/ChongChungKeongMFKE2015.pdf
_version_	1747817653003616256

Enhancing SRAM performance of common gate FinFET by using controllable independent double gate

Similar Items