Block-based neural network mapping on graphics processor unit
Block-based neural network (BbNN) was introduced to improve the training speed of artificial neural network. Various works had been carried out by previous researchers to improve training speed of BbNN system. Multithread BbNN training on field-programmable gate array (FPGA) limits training speed du...
Saved in:
Main Author: | Ong, Chin Tong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/53959/1/OngChinTongMFKE2015.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Similar Items
-
VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005) -
RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
by: Liew, Meng Wei
Published: (2008) -
USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007) -
ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015) -
VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)