Verilog design of input/output processor with built-in-self-test

相似書籍

• Verilog design of bist on AES256 processor core with FPGA implementation
  由: Hew, Kean Yung
  出版: (2008)
• Register transfer level design of compression processor core using verilog hardware description language
  由: Mohd. Sabri, Roslee
  出版: (2007)
• The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
  由: Lim, Jonie Joo Nee
  出版: (2008)
• Verilog design of a 256-bit AES crypto processor core
  由: Lai, Yit Pin
  出版: (2007)
• A parallel built-in self-test design for photon counting array
  由: Png, Ricky Keh Jing
  出版: (2022)