Verilog design of a 256-bit AES crypto processor core
The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect one’s informati...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2007
|
| 主题: | |
| 在线阅读: | http://eprints.utm.my/id/eprint/6392/1/LaiYitPinMFKE2007.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
| 总结: | The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect one’s information through encryption. As of today, the most widely used and studied algorithm is the Advanced Encryption Standard (AES) published 2001. AES algorithm is fast and easy to be implemented in both software and hardware; however software implementation is vulnerable due to loopholes in operating system and generally is less efficient than hardware implementation. This thesis proposes a design of 256-bit AES crypto-processor core in Verilog RTL, by extending from previous UTM student’s research, targeted at FPGA implementation in System-on-Chip (SoC) designs. This soft core is designed in compact form and generalized to comply with multiple AES specifications, which will be a valuable asset in UTM soft core IP bank that helps in future SoC researches. |
|---|