Verilog design of a 256-bit AES crypto processor core

相似书籍

• Verilog design of bist on AES256 processor core with FPGA implementation
  由: Hew, Kean Yung
  出版: (2008)
• Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
  由: Ismail, Mohd. Izuan
  出版: (2006)
• The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
  由: Lim, Jonie Joo Nee
  出版: (2008)
• Register transfer level design of compression processor core using verilog hardware description language
  由: Mohd. Sabri, Roslee
  出版: (2007)
• Verilog design of input/output processor with built-in-self-test
  由: Goh, Keng Hoo
  出版: (2007)