High speed – energy efficient successive approximation analog to digital converter using tri-level switching
This thesis reports issues and design methods used to achieve high-speed and high-resolution Successive Approximation Register analog to digital converters (SAR ADCs). A major drawback of this technique relates to the mismatch in the binary ratios of capacitors which causes nonlinearity. Another iss...
Saved in:
Main Author: | Sarafi, Sahar |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/77897/1/SaharSarafiPFKE2015.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of a 1.8v successive approximation register analog-to-digital converter with low noise
by: Hassan, Hur A.
Published: (2010) -
High Speed Nyquist Analog To Digital Converter In CMOS
by: Seemi, Shazia
Published: (2006) -
The design of calibration circuit for analog-to-digital converter (ADC).
by: S. Mohideen Ali , Mohammad Ariff
Published: (2016) -
Performance evaluation of graphene based priority encoder for analog to digital converter application
by: P'ng, Boon Ho
Published: (2022) -
An efficient architecture of 8-bit CMOS analog-to-digital converter /
by: Tan, Philip Beow Yew
Published: (2000)