Interconnect tree optimization algorithm in nanometer very large scale integration designs
This thesis proposes a graph-based maze routing and buffer insertion algorithm for nanometer Very Large Scale Integration (VLSI) layout designs. The algorithm is called Hybrid Routing Tree and Buffer insertion with Look-Ahead (HRTB-LA). In recent VLSI designs, interconnect delay becomes a dominant f...
Saved in:
主要作者: | Eh Kan, Chessda Uttraphan |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2016
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/78709/1/ChessdaUttraphanEhPFKE2016.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
由: Ch'ng, Heng Sun
出版: (2007) -
Interconnect delay and routing in nanometer VLSI
由: Kuay, Chong Lee
出版: (2008) -
Optimization of routing algorithm for interconnect delay in ultra large scale interation designs
由: Husin, Nasir Shaikh
出版: (2008) -
Very large scale integration design andsynthesis of adaptive equalizer
由: Ab. Rahman, Ab. Al-Hadi
出版: (2007) -
A computer aided design software module for clock tree synthesis in very large scale integration design
由: Chew, Eik Wee
出版: (2008)