Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
In the last few decades, the performance of electronics devices, especially the transistors have made tremendous progress thanks to the novel metal-oxidesemiconductor field-effect-transistor (MOSFET) devices structure like Silicon Nanowire FET (SNWFET). As the device is scaled down into nanometer re...
Saved in:
Main Author: | Wahab, Nurul Eryana |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/78957/1/NurulEryanaWahabMFKE2018.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020) -
Arithmetic logic unit design for silicon nanowire field-effect transistors logic
by: Mohd. Munir Zahari, Nor Hafizah
Published: (2015) -
Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
by: Bahador, Siti Norazlin
Published: (2014) -
Modeling the effects of phonon scattering in carbon nanotube and silicon nanowire field-effect transistors
by: Chin, Huei Chaeng
Published: (2015) -
P-type silicon nanowire transistor modeling and simulation
by: Fallahpour, Amir Hossein
Published: (2009)