Hardware based accelerator for database query using M-tree

Hardware based accelerator for database query using M-tree

Fast indexing is an indexing methods that sort the database and enable content to be accessed quickly. Fast query is part of fast indexing which able to perform the query within a narrow range to reduce the query time. In fast query, machine learning has played an important role on automate the task...

Saved in:

書目詳細資料
主要作者:	Chai, Kah Hieng
格式:	Thesis
語言:	English
出版:	2018
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/79262/1/ChaiKahHiengMFKE2018.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020)

Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Face detection hardware accelerator using C-based high-level synthesis
由: Yeap, Han Chien
出版: (2018)

Hardware acceleration of 2D convolution using systolic array
由: Wong, Xue Yuan
出版: (2015)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Support vector machine hardware accelerator for tongue colour diagnosis
由: Thiah, Amanda Su Lin
出版: (2020)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
由: Mohammed, Mohammed Isam Eldin Hassan
出版: (2020)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
由: Paramasivam, Vishnu
出版: (2009)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
由: Ch'ng, Heng Sun
出版: (2007)

Single board computer based hardware-input
由: A. Hassan, Walid
出版: (2009)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Magnetohydrodynamic accelerator with equilibrium plasma
由: Sukarsan, Sukarsan
出版: (2010)

Magnetohydrodynamic accelerator with equilibrium plasma
由: Sukarsan, Sukarsan
出版: (2009)

Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

A hardware architecture of prewitt edge detection
由: Seif, Aramesh
出版: (2009)

Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
由: Oh, Eng Wei
出版: (2015)

Power efficient blockchain miner accelerator design
由: Lim, Calvin
出版: (2022)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

Hardware/software system-on-chip co-verification platform based on logic-based environment for application programming interfacing
由: Teo, Hong Yap
出版: (2015)

Numerical simulation magnetohydrodynamic accelerator with nonequilibrium air plasma
由: Qazi , Hummad Habib
出版: (2010)

Trees inventory system based on RFID at Frim
由: Ainul Hazmin A.Hamid,
出版: (2009)

Modeling of image processing algorithms for hardware-software co-simulation
由: Isa, Ibrahim
出版: (2015)

High resolution impulse analysing system - hardware and software implementation
由: Kassim, Ahmad Tarmimi
出版: (2015)

A hardware architecture of gaussian filter for digital image processing
由: Mohammadpoursalut, Mohammad
出版: (2009)

Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
由: Zainurin, Siti Nadhirah
出版: (2021)

Convolution and max pooling layer accelerator for convolutional neural network
由: Goh, Jinn Chyn
出版: (2020)

Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007)

Hardware Implementation Of 2-D Discrete Wavelet Transform For JPEG 2000 Using Lifting Scheme
由: Bhuyan, Mohammad Shaharia
出版: (2008)

A hardware architecture of stateless open digest spam fingerprinting unit
由: Monemi, Alireza
出版: (2010)

Hardware Realization Of Fuzzy Wavelets Neural Network To Power Quality Analysis
由: Choong, Florence Chiao Mei
出版: (2005)

Comparative study on dielectric performance between vegetable-based and mineral-based oil under accelerated thermal ageing and loaded distribution transformer
由: Mohd.Taib, Mohd. Fikri Hilmi
出版: (2018)

Register-transfer-level Hardware Trojan classification boosted with gate-level features
由: Choo, Hau Sim
出版: (2022)

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
由: Ong, Elaine Ei Ling
出版: (2021)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group

Cannot write session to /tmp/vufind_sessions/sess_ecfpij4iuhuegu9rl6h9460egh