Charge-based compact model of gate-all-around floating gate nanowire with variable oxide thickness for flash memory cell
Due to high gate electrostatic control and introduction of punch and plug process technology, the gate-all-around (GAA) transistor is very promising in, and apparently has been utilized for, flash memory applications. However, GAA Floating Gate (GAA-FG) memory cell still requires high programming vo...
Saved in:
Main Author: | Hamzah, Muhammad Afiq Nurudin |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/79404/1/MuhammadAfiqNurudinPFKE2018.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Variable oxide thickness optimization and reliability analysis of Gate-All-Around floating gate for flash memory cell
by: A. Hamid, Farah
Published: (2020) -
Graphene floating gate flash memory performance with high-k tunnel barrier engineering
by: Ahmad, Muhammad Hilman
Published: (2020) -
Modeling and analysis of cylindrical gate-all around silicon nanowire FET including BOHM quantum potential model
by: Abd. Razak, Muhammad A’tif
Published: (2018) -
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
by: Kosmani, Nor Fareza
Published: (2020) -
Fabrication and chracterization of single and multilayer tunnel dielectrics for advanced floating gate flash memory
by: Ramzan, Mat Ayub