Face detection hardware accelerator using C-based high-level synthesis
Research has shown that Field Programmable Gate Array (FPGA) based implementation of image processing system results in high computational speed and energy efficiency. However, FPGA design has relatively long development time compared to alternative implementation platforms, such as those based on C...
Saved in:
主要作者: | Yeap, Han Chien |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2018
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/79563/1/Yeap%2C%20Han%20Chien.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020) -
Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020) -
Hardware based accelerator for database query using M-tree
由: Chai, Kah Hieng
出版: (2018) -
Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020) -
Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)