8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator

Rivest-Shamir-Adelman (RSA) algorithm is one of the state-of-art publickey cryptography that is efficient in terms of implementation because it uses the same general equation for encryption and decryption, that is, modular exponentiation equation. The security reliability of RSA algorithm is based o...

Full description

Saved in:

Bibliographic Details
Main Author:	Chew, Yen Wen
Format:	Thesis
Language:	English
Published:	2015
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/80930/1/ChewYenWenMFKE2015.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.80930
record_format	uketd_dc
spelling	my-utm-ep.809302019-07-24T00:10:53Z 8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator 2015-12 Chew, Yen Wen TK Electrical engineering. Electronics Nuclear engineering Rivest-Shamir-Adelman (RSA) algorithm is one of the state-of-art publickey cryptography that is efficient in terms of implementation because it uses the same general equation for encryption and decryption, that is, modular exponentiation equation. The security reliability of RSA algorithm is based on the difficulty of factoring a large number. The larger the RSA key size, the higher the security level that can be achieved. However, at the same time, the complexity of the computation increases, which results in more computation cycles. Software implementation of RSA with large key size is too slow and less effective for large amount of data encryption or decryption. Hence, the purpose of this project is to implement a hardware-based RSA coprocessor to handle RSA encryption and decryption effectively. This project implements a RSA coprocessor using radix-2 Montgomery modular multiplication that described at bit-level. This implementation uses carry-saved adders to achieve parallel processing in hardware. The hardware implementation of the RSA coprocessor is done using Verilog synthesizable Register-transfer Level (RTL) code to allow scalability. Simulation results are obtained to validate the functionality of the design. The design is synthesized using Altera Quartus software tool to evaluate the performance of the implementation. The designs are synthesized on device Stratix V 5SEEBF45I4 for key-size of 128-bit, 1024-bit and 8192-bit. The data throughput of the 8192-bit design can reach up to 3.387 kbps with LE utilization of 30% on the device used. Although the performance of the design is not the highest among the related works, but this design provides a proven working prototype for 8192-bit RSA coprocessor using Bit-level Montgomery Modular Multiplication for hardware parallel processing. 2015-12 Thesis http://eprints.utm.my/id/eprint/80930/ http://eprints.utm.my/id/eprint/80930/1/ChewYenWenMFKE2015.pdf application/pdf en public http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:120041 masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Chew, Yen Wen 8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
description	Rivest-Shamir-Adelman (RSA) algorithm is one of the state-of-art publickey cryptography that is efficient in terms of implementation because it uses the same general equation for encryption and decryption, that is, modular exponentiation equation. The security reliability of RSA algorithm is based on the difficulty of factoring a large number. The larger the RSA key size, the higher the security level that can be achieved. However, at the same time, the complexity of the computation increases, which results in more computation cycles. Software implementation of RSA with large key size is too slow and less effective for large amount of data encryption or decryption. Hence, the purpose of this project is to implement a hardware-based RSA coprocessor to handle RSA encryption and decryption effectively. This project implements a RSA coprocessor using radix-2 Montgomery modular multiplication that described at bit-level. This implementation uses carry-saved adders to achieve parallel processing in hardware. The hardware implementation of the RSA coprocessor is done using Verilog synthesizable Register-transfer Level (RTL) code to allow scalability. Simulation results are obtained to validate the functionality of the design. The design is synthesized using Altera Quartus software tool to evaluate the performance of the implementation. The designs are synthesized on device Stratix V 5SEEBF45I4 for key-size of 128-bit, 1024-bit and 8192-bit. The data throughput of the 8192-bit design can reach up to 3.387 kbps with LE utilization of 30% on the device used. Although the performance of the design is not the highest among the related works, but this design provides a proven working prototype for 8192-bit RSA coprocessor using Bit-level Montgomery Modular Multiplication for hardware parallel processing.
format	Thesis
qualification_level	Master's degree
author	Chew, Yen Wen
author_facet	Chew, Yen Wen
author_sort	Chew, Yen Wen
title	8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
title_short	8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
title_full	8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
title_fullStr	8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
title_full_unstemmed	8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
title_sort	8192 bit rivest-shamir-adleman data encryption hardware accelerator
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2015
url	http://eprints.utm.my/id/eprint/80930/1/ChewYenWenMFKE2015.pdf
_version_	1747818282035970048

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator

Similar Items