8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
Rivest-Shamir-Adelman (RSA) algorithm is one of the state-of-art publickey cryptography that is efficient in terms of implementation because it uses the same general equation for encryption and decryption, that is, modular exponentiation equation. The security reliability of RSA algorithm is based o...
Saved in:
Main Author: | Chew, Yen Wen |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/80930/1/ChewYenWenMFKE2015.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
by: Paniandi, Arul
Published: (2006) -
A lightweight identity-based Rivest-Shamir-Adleman authentication scheme for mobile ad hoc networks
by: Eissa, Tameem
Published: (2011) -
Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
by: Liew, Tek Yee
Published: (2011) -
Principal component analysis hardware acceleration
by: Ng, Yee Wei
Published: (2020) -
Hardware acceleration of secure hash algorithm 3
by: Ng, Lai Boon
Published: (2020)