8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
Rivest-Shamir-Adelman (RSA) algorithm is one of the state-of-art publickey cryptography that is efficient in terms of implementation because it uses the same general equation for encryption and decryption, that is, modular exponentiation equation. The security reliability of RSA algorithm is based o...
Saved in:
主要作者: | Chew, Yen Wen |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2015
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/80930/1/ChewYenWenMFKE2015.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
由: Paniandi, Arul
出版: (2006) -
A lightweight identity-based Rivest-Shamir-Adleman authentication scheme for mobile ad hoc networks
由: Eissa, Tameem
出版: (2011) -
Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011) -
Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020) -
Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)