Adaptive proportional-integral-derivative controller on field programmable gate array

Proportional-Integral-Derivative (PID) controllers tuned with heuristic tuning methods such as Ziegler-Nichols method are not completely capable to perform high precision control, typically due to large overshoots and poor load regulation. Any changes to the tunable PID parameters we done accordingl...

Full description

Saved in:

Bibliographic Details
Main Author:	Ee Luan, Prak Yut
Format:	Thesis
Language:	English
Published:	2016
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/81160/1/PrakYutEeMFKE2016.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.81160
record_format	uketd_dc
spelling	my-utm-ep.811602019-07-24T03:35:00Z Adaptive proportional-integral-derivative controller on field programmable gate array 2016-06 Ee Luan, Prak Yut TK Electrical engineering. Electronics Nuclear engineering Proportional-Integral-Derivative (PID) controllers tuned with heuristic tuning methods such as Ziegler-Nichols method are not completely capable to perform high precision control, typically due to large overshoots and poor load regulation. Any changes to the tunable PID parameters we done accordingly offline. Current Field Programmable Gate Array (FPGA) based platform can be used as a high-precision controller implementation. Using FPGA for high precision control offer good resource utilization, power consumption, programmability, cost, and more importantly, it can support parallel controllers. With the improvement of FPGA devices that sometime mirror the performance of the general purpose processor, more complex PID design such as adaptive PID can be implemented. Adaptive PID controller can adjust its own parameters and is able to simultaneously support multiple applications at once. The objective of this project is to design adaptive PID controller on FPGA and analyze the performance of it adaptive or self-tuning capabilities when reference and error signal vary. Another objective is to minimize the instability and reducing the overshoot, undershoot, settling time and ringing. The Altera Quartus and Altera ModelSim environments are used to model the adaptive PID using Verilog Hardware Description Language through Register Transfer Level modeling methodology. These tools are also used for simulating the controller and evaluating non-functional performance characterization.The overall adaptive PID result outperforms the conventional PID and offer slight improvement on noise injection test case. 2016-06 Thesis http://eprints.utm.my/id/eprint/81160/ http://eprints.utm.my/id/eprint/81160/1/PrakYutEeMFKE2016.pdf application/pdf en public http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:120372 masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Ee Luan, Prak Yut Adaptive proportional-integral-derivative controller on field programmable gate array
description	Proportional-Integral-Derivative (PID) controllers tuned with heuristic tuning methods such as Ziegler-Nichols method are not completely capable to perform high precision control, typically due to large overshoots and poor load regulation. Any changes to the tunable PID parameters we done accordingly offline. Current Field Programmable Gate Array (FPGA) based platform can be used as a high-precision controller implementation. Using FPGA for high precision control offer good resource utilization, power consumption, programmability, cost, and more importantly, it can support parallel controllers. With the improvement of FPGA devices that sometime mirror the performance of the general purpose processor, more complex PID design such as adaptive PID can be implemented. Adaptive PID controller can adjust its own parameters and is able to simultaneously support multiple applications at once. The objective of this project is to design adaptive PID controller on FPGA and analyze the performance of it adaptive or self-tuning capabilities when reference and error signal vary. Another objective is to minimize the instability and reducing the overshoot, undershoot, settling time and ringing. The Altera Quartus and Altera ModelSim environments are used to model the adaptive PID using Verilog Hardware Description Language through Register Transfer Level modeling methodology. These tools are also used for simulating the controller and evaluating non-functional performance characterization.The overall adaptive PID result outperforms the conventional PID and offer slight improvement on noise injection test case.
format	Thesis
qualification_level	Master's degree
author	Ee Luan, Prak Yut
author_facet	Ee Luan, Prak Yut
author_sort	Ee Luan, Prak Yut
title	Adaptive proportional-integral-derivative controller on field programmable gate array
title_short	Adaptive proportional-integral-derivative controller on field programmable gate array
title_full	Adaptive proportional-integral-derivative controller on field programmable gate array
title_fullStr	Adaptive proportional-integral-derivative controller on field programmable gate array
title_full_unstemmed	Adaptive proportional-integral-derivative controller on field programmable gate array
title_sort	adaptive proportional-integral-derivative controller on field programmable gate array
granting_institution	Universiti Teknologi Malaysia, Faculty of Electrical Engineering
granting_department	Faculty of Electrical Engineering
publishDate	2016
url	http://eprints.utm.my/id/eprint/81160/1/PrakYutEeMFKE2016.pdf
_version_	1747818311100399616

Adaptive proportional-integral-derivative controller on field programmable gate array

Similar Items