Design for testability method at register transfer level
The testing of sequential circuit is more complex compared to combinational circuit because it needs a sequence of vectors to detect a fault. Its test cost increases with the complexity of the sequential circuit-under-test (CUT). Thus, design for testability (DFT) concept has been introduced to redu...
Saved in:
主要作者: | Paraman, Norlina |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2016
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/81731/1/NorlinaParamanPFKE2016.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
System-on-chip (SoC) testing using adhoc high-level design for-testability method
由: Cheng, Chen Kong
出版: (2009) -
Register-transfer-level Hardware Trojan classification boosted with gate-level features
由: Choo, Hau Sim
出版: (2022) -
Register-transfer level design of sum of absolute transformed difference for high efficiency video coding
由: Heh, Whit Ney
出版: (2018) -
Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007) -
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
由: Ang, Kim Chuan
出版: (2010)