FPGA-based design of a math co-processor for the Amir CPU
Math coprocessors are vital components in modern computing to improve the overall performance of the system. The AMIR CPU is a homegrown softcore 32-bit CPU that can only handle integer numbers making it inadequate for high-performance real-time systems. The aim of this project is to design and deve...
Saved in:
Main Author: | Tan, Arthur Foo Yen |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/93024/1/TanFooYenMSKE2020.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of a lan interfacing module for a softcore processor AMIR CPU
by: Lim, Hui Teng
Published: (2020) -
Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
by: Akhtar, Mohammad Nishat
Published: (2013) -
GCC toolchain's c compiler wrapper for the Amir CPU assembly language
by: Ee, Eline Bee Ling
Published: (2020) -
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008) -
An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)