$FPGA-based design of a math co-processor for the Amir CPU$

FPGA-based design of a math co-processor for the Amir CPU

Math coprocessors are vital components in modern computing to improve the overall performance of the system. The AMIR CPU is a homegrown softcore 32-bit CPU that can only handle integer numbers making it inadequate for high-performance real-time systems. The aim of this project is to design and deve...

Saved in:

書目詳細資料
主要作者:	Tan, Arthur Foo Yen
格式:	Thesis
語言:	English
出版:	2020
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/93024/1/TanFooYenMSKE2020.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Design of a lan interfacing module for a softcore processor AMIR CPU
由: Lim, Hui Teng
出版: (2020)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
由: Akhtar, Mohammad Nishat
出版: (2013)

GCC toolchain's c compiler wrapper for the Amir CPU assembly language
由: Ee, Eline Bee Ling
出版: (2020)

Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)

An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
由: Teh , J-Wing
出版: (2004)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
由: Abdul Rahman, Abdul Aziz
出版: (2003)

FPGA based software radio modem design
由: Abdul Hamid, Hazly Amir
出版: (2003)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
由: Toh, Chuen Ling
出版: (2005)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
由: Ooi, Tze Kian
出版: (2022)

Analysis of FPGA design methods using AN 8 BIT ALU
由: Mohd Zin, Rosnah
出版: (2005)

Program control instruction class of x86 instruction set architecture compatible CPU
由: Ng, Teik Huat
出版: (2014)

FPGA-based digital controller for dc-dc converter
由: Abd. Rahman, Diyya Hidayah
出版: (2014)

Design of an OFDM transmitter and receiver using FPGA
由: Loo, Kah Cheng
出版: (2004)

Design of the streaming processor architecture for microkernel controller and ALU
由: Anuar, Nuhairi
出版: (2015)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
由: Paniandi, Arul
出版: (2006)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Verilog design of input/output processor with built-in-self-test
由: Goh, Keng Hoo
出版: (2007)

ARM processor emulator
由: Mohd. Hashim, Mohamad Hasruzairin
出版: (2015)

FPGA based maximum power point tracking controller for photovoltaic system
由: Mahmood Almuhaya, Mukarram Abduljalil
出版: (2013)

USB soft core with altera Nios processor
由: Cheah, Chee Teong
出版: (2007)

RTL design of SHA-512 processor core for secure message hashing
由: Chua, Lee Ping
出版: (2008)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
由: Ang, Kim Chuan
出版: (2010)

Block-based neural network mapping on graphics processor unit
由: Ong, Chin Tong
出版: (2015)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
由: Rajah, Avinash
出版: (2005)

Design of neuron architecture on FPGA for electromechanical sensor signals / Khairudin Mohamad
由: Mohamad, Khairudin
出版: (2012)

Study on FPGA based IIR filter using quantitative approach
由: Ow, Shin Tsyr
出版: (2012)

FPGA implementation for recurrent PSS
由: Othman, Siti Marhainis
出版: (2008)

VHDL modelling and asic design of a shortest-path processor core for network routing
由: Teoh, Giap Seng
出版: (2003)

Development of an FPGA-Based gate signal generator for a multilevel inverter
由: Salim, Fatimah
出版: (2003)

FPGA based CAM architecture string matching for network intrusion detection
由: Gan, Chong Gim
出版: (2012)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006)

Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
由: Lim, Jonie Joo Nee
出版: (2008)

A VLSI computing structure array processor
由: Loh, Sun Meng
出版: (1993)

Implementation of embedded in-circuit emulator for DLX processor
由: Bee Wooi, Khaw
出版: (2008)

Stream processor architecture – streaming memory system
由: Ngo, Wai Loon
出版: (2015)

Face verification system on digital signal processor
由: Yap, Wooi Hen
出版: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
由: Goh, Teng Sun
出版: (2008)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group