Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
The goal of trusted computing is to guarantee the behaviour of the software running on the devices. Memory Protection Unit (MPU) secures accesses between main memory, and caches which plays an important role in the System-on-Chip Root-of-Trust. There are several cipher algorithms such as SIMON, PRES...
Saved in:
Main Author: | Zainurin, Siti Nadhirah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/96869/1/SitiNadhirahZainurinMSKE2021.pdf.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014) -
Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
by: Ong, Elaine Ei Ling
Published: (2021) -
An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
by: Hau, Yuan Wen
Published: (2005) -
Asic implementation of low latency montgomery modular exponentiation
by: Liew, Pui Yen
Published: (2022) -
Investigating handoff latency in vanet and wimax
by: Simate, Zilole
Published: (2010)