Hardware implementation of naive bayes classifier for malware detection

Hardware implementation of naive bayes classifier for malware detection

Naïve bayes classifier is a probabilistic supervised machine learning algorithm, that can be launched on most general-purpose devices to solve wide range of classification problems. However, when it comes to real time applications, the general-purpose devices are limited in term of their computation...

Saved in:

書目詳細資料
主要作者:	Al Hussein, Yahya Khaled
格式:	Thesis
語言:	English
出版:	2021
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/96903/1/YahyaKhaledMSKE2021.pdf.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation
由: Lee, Ming Yi
出版: (2022)

FPGA implementation of naive bayes classifier for network security
由: Mohamad Zuki, Ahmad Zulzhafri
出版: (2018)

Classification of imbalanced datasets using naive bayes
由: Mohd. Sobran, Nur Maisarah
出版: (2011)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Metamorphic malware detection using machine learning
由: Ahmed Ali, Mohammed Hasan Ali
出版: (2020)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

A hardware architecture of prewitt edge detection
由: Seif, Aramesh
出版: (2009)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

High resolution impulse analysing system - hardware and software implementation
由: Kassim, Ahmad Tarmimi
出版: (2015)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
由: Ooi, Tze Kian
出版: (2022)

Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012)

Obfuscated computer malware classification based on significant opcode
由: Yu, Chii Heng
出版: (2022)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
由: Hau, Yuan Wen
出版: (2005)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012)

Face detection hardware accelerator using C-based high-level synthesis
由: Yeap, Han Chien
出版: (2018)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
由: Paniandi, Arul
出版: (2006)

Hardware Implementation Of 2-D Discrete Wavelet Transform For JPEG 2000 Using Lifting Scheme
由: Bhuyan, Mohammad Shaharia
出版: (2008)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
由: Low, Chiau Thian
出版: (2017)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
由: Tan, Earn Tzeh
出版: (2014)

Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)

Single board computer based hardware-input
由: A. Hassan, Walid
出版: (2009)

Multiple classifier for on-line signature verification system
由: Esmaiel, Amjad Ali
出版: (2009)

Detection of surface crack in building structures using 1d local binary pattern (LBP) algorithm and K-NN classifier
由: Siow, Shien Loong
出版: (2021)

Modeling of image processing algorithms for hardware-software co-simulation
由: Isa, Ibrahim
出版: (2015)

Hardware based accelerator for database query using M-tree
由: Chai, Kah Hieng
出版: (2018)

Support vector machine hardware accelerator for tongue colour diagnosis
由: Thiah, Amanda Su Lin
出版: (2020)

Hardware acceleration of 2D convolution using systolic array
由: Wong, Xue Yuan
出版: (2015)

A hardware architecture of gaussian filter for digital image processing
由: Mohammadpoursalut, Mohammad
出版: (2009)

Network instrusion prevention system ( NIPS) based on network intrusion detection system (NIDS) and ID3 algorithm decision tree classifier
由: Syurahbil, A
出版: (2011)

Classification of electroencephalography signal using statistical features and regression classifier
由: Sabri, Nurbaity
出版: (2014)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

A hardware architecture of stateless open digest spam fingerprinting unit
由: Monemi, Alireza
出版: (2010)

Hardware Realization Of Fuzzy Wavelets Neural Network To Power Quality Analysis
由: Choong, Florence Chiao Mei
出版: (2005)

Feature extraction design for embedded neural network urban sound classifier
由: Lim, Chin Shen
出版: (2021)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group