Wirelength estimation in VLSI cell placement using machine learning techniques
In recent years, artificial intelligence (AI) plays an important role in Very Large-Scale Integration (VLSI) circuit design for wirelength prediction of cell placement. As compared to conventional wirelength estimation techniques such as Half-Perimeter Wirelength (HPWL) and Rectilinear Steiner Minim...
Saved in:
Main Author: | Cheong, Zheng Quan |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/99381/1/CheongZhengQuanMSKE2022.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
High-level design and synthesis of VLSI cell placement algorithm
by: Yusoff, Othman Hanafi
Published: (2022) -
VLSI design of digital crosspoint switch
by: Abdul Rahim, Muhammad Arif
Published: (1991) -
Interconnect delay and routing in nanometer VLSI
by: Kuay, Chong Lee
Published: (2008) -
A VLSI computing structure array processor
by: Loh, Sun Meng
Published: (1993) -
A particle swarm optimization (PSO) for vlsi routing
by: Ayob, Mohd. Nasir
Published: (2011)