Multi-core 16-bit CPUs for PLC processor

Multi-core 16-bit CPUs for PLC processor

PLCs (Programmable Logic Controllers) are in great demand across a wide range of industries. A PLC can be used to model a controlled processing plant using a Ladder Logic Diagram (LLD). The PLC will read all the sensors, process the logic network of input and output, and provides the corresponding o...

Saved in:

书目详细资料
主要作者:	Gan, Chi Qian
格式:	Thesis
语言:	English
出版:	2022
主题:	TK Electrical engineering Electronics Nuclear engineering
在线阅读:	http://eprints.utm.my/id/eprint/99386/1/GanChiQianMSKE2022.pdf
标签:	添加标签没有标签, 成为第一个标记此记录!

相似书籍

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
由: Abdul Rahman, Abdul Aziz
出版: (2003)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
由: Marsono, Muhammad Nadzir
出版: (2001)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
由: Ang, Kim Chuan
出版: (2010)

Verilog design of a 256-bit AES crypto processor core
由: Lai, Yit Pin
出版: (2007)

USB soft core with altera Nios processor
由: Cheah, Chee Teong
出版: (2007)

An FPGA implementation of RSA processor core for public-key cryptosystem
由: Tan, Siang Lin
出版: (2001)

Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)

RTL design of SHA-512 processor core for secure message hashing
由: Chua, Lee Ping
出版: (2008)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
由: Lim, Jonie Joo Nee
出版: (2008)

VHDL modelling and asic design of a shortest-path processor core for network routing
由: Teoh, Giap Seng
出版: (2003)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006)

Register transfer level design of compression processor core using verilog hardware description language
由: Mohd. Sabri, Roslee
出版: (2007)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
由: Liew, Meng Wei
出版: (2008)

ARM processor emulator
由: Mohd. Hashim, Mohamad Hasruzairin
出版: (2015)

Developing PLC based gantry robot using positioning servo drive with profibus – dp communication protocol
由: Mohd. Yaseen, Yasir Amzad Ali
出版: (2009)

Connection of siemens PLC to labview using OPC
由: Mustafa, Mahfuzah
出版: (2004)

Smart power saver using PID control based on PLC application
由: Ripin, Erlina
出版: (2015)

Wideband code division multiple access bit error rate simulation and field trial in Malaysia
由: Gan, Beng Ser
出版: (2000)

Analysis of FPGA design methods using AN 8 BIT ALU
由: Mohd Zin, Rosnah
出版: (2005)

Stream processor architecture – streaming memory system
由: Ngo, Wai Loon
出版: (2015)

A VLSI computing structure array processor
由: Loh, Sun Meng
出版: (1993)

Implementation of embedded in-circuit emulator for DLX processor
由: Bee Wooi, Khaw
出版: (2008)

Face verification system on digital signal processor
由: Yap, Wooi Hen
出版: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
由: Goh, Teng Sun
出版: (2008)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
由: Ooi, Tze Kian
出版: (2022)

Design of the streaming processor architecture for microkernel controller and ALU
由: Anuar, Nuhairi
出版: (2015)

Development of a new arm processor evaluation board
由: Murugesu, Ganesan V.
出版: (2009)

Connection siemens PLC (programmable logic control) to labview using OPC (ole for process control)
由: Mahfuzah, Mustafa
出版: (2004)

A 10-bit 50 mega-samples-per-second pipelined analog-to-digital converter
由: Yusoff, Yuzman
出版: (2010)

Verilog design of input/output processor with built-in-self-test
由: Goh, Keng Hoo
出版: (2007)

Block-based neural network mapping on graphics processor unit
由: Ong, Chin Tong
出版: (2015)

Instruction set simulator development for altera NIOS 2 processor
由: Teh, Fu Sun Ivan
出版: (2008)

The use of convolutional coding to reduce bit error rate in CDMA
由: Mohamad Noor, Norhayati
出版: (2001)

Multiple Hand Based Biometric Bit Extraction For Template Protection
由: Chin, Yong Jian
出版: (2012)

Partial stroke testing for emergency shutdown valve using integrated PLC control design and human-machine interface
由: Abdul Rahman, Amirah
出版: (2015)

FPGA-based design of a math co-processor for the Amir CPU
由: Tan, Arthur Foo Yen
出版: (2020)

Fast fourier transform module for implementation in Nios II embedded processor
由: Ahmed, Hisham Azhari
出版: (2008)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

Adaptive bit loading algorithems for uplink multiuser OFDM/CDMA system
由: Mehimed Houmani, Mokhtar Mohammed
出版: (2008)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
由: Rajah, Avinash
出版: (2005)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group