Multi-core 16-bit CPUs for PLC processor

Multi-core 16-bit CPUs for PLC processor

PLCs (Programmable Logic Controllers) are in great demand across a wide range of industries. A PLC can be used to model a controlled processing plant using a Ladder Logic Diagram (LLD). The PLC will read all the sensors, process the logic network of input and output, and provides the corresponding o...

وصف كامل

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	Gan, Chi Qian
التنسيق:	أطروحة
اللغة:	English
منشور في:	2022
الموضوعات:	TK Electrical engineering Electronics Nuclear engineering
الوصول للمادة أونلاين:	http://eprints.utm.my/id/eprint/99386/1/GanChiQianMSKE2022.pdf
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
بواسطة: Abdul Rahman, Abdul Aziz
منشور في: (2003)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
بواسطة: Marsono, Muhammad Nadzir
منشور في: (2001)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor
بواسطة: Ang, Kim Chuan
منشور في: (2010)

Verilog design of a 256-bit AES crypto processor core
بواسطة: Lai, Yit Pin
منشور في: (2007)

USB soft core with altera Nios processor
بواسطة: Cheah, Chee Teong
منشور في: (2007)

An FPGA implementation of RSA processor core for public-key cryptosystem
بواسطة: Tan, Siang Lin
منشور في: (2001)

Verilog design of bist on AES256 processor core with FPGA implementation
بواسطة: Hew, Kean Yung
منشور في: (2008)

RTL design of SHA-512 processor core for secure message hashing
بواسطة: Chua, Lee Ping
منشور في: (2008)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
بواسطة: Lim, Jonie Joo Nee
منشور في: (2008)

VHDL modelling and asic design of a shortest-path processor core for network routing
بواسطة: Teoh, Giap Seng
منشور في: (2003)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
بواسطة: Ismail, Mohd. Izuan
منشور في: (2006)

Register transfer level design of compression processor core using verilog hardware description language
بواسطة: Mohd. Sabri, Roslee
منشور في: (2007)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
بواسطة: Liew, Meng Wei
منشور في: (2008)

ARM processor emulator
بواسطة: Mohd. Hashim, Mohamad Hasruzairin
منشور في: (2015)

Developing PLC based gantry robot using positioning servo drive with profibus – dp communication protocol
بواسطة: Mohd. Yaseen, Yasir Amzad Ali
منشور في: (2009)

Connection of siemens PLC to labview using OPC
بواسطة: Mustafa, Mahfuzah
منشور في: (2004)

Smart power saver using PID control based on PLC application
بواسطة: Ripin, Erlina
منشور في: (2015)

Wideband code division multiple access bit error rate simulation and field trial in Malaysia
بواسطة: Gan, Beng Ser
منشور في: (2000)

Analysis of FPGA design methods using AN 8 BIT ALU
بواسطة: Mohd Zin, Rosnah
منشور في: (2005)

Stream processor architecture – streaming memory system
بواسطة: Ngo, Wai Loon
منشور في: (2015)

A VLSI computing structure array processor
بواسطة: Loh, Sun Meng
منشور في: (1993)

Implementation of embedded in-circuit emulator for DLX processor
بواسطة: Bee Wooi, Khaw
منشور في: (2008)

Face verification system on digital signal processor
بواسطة: Yap, Wooi Hen
منشور في: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
بواسطة: Goh, Teng Sun
منشور في: (2008)

Hardware/software co-design of two-stage smart arrhythmia classifier based on multi-processor field programmable gate array system-on-chip
بواسطة: Ooi, Tze Kian
منشور في: (2022)

Design of the streaming processor architecture for microkernel controller and ALU
بواسطة: Anuar, Nuhairi
منشور في: (2015)

Development of a new arm processor evaluation board
بواسطة: Murugesu, Ganesan V.
منشور في: (2009)

Connection siemens PLC (programmable logic control) to labview using OPC (ole for process control)
بواسطة: Mahfuzah, Mustafa
منشور في: (2004)

A 10-bit 50 mega-samples-per-second pipelined analog-to-digital converter
بواسطة: Yusoff, Yuzman
منشور في: (2010)

Verilog design of input/output processor with built-in-self-test
بواسطة: Goh, Keng Hoo
منشور في: (2007)

Block-based neural network mapping on graphics processor unit
بواسطة: Ong, Chin Tong
منشور في: (2015)

Instruction set simulator development for altera NIOS 2 processor
بواسطة: Teh, Fu Sun Ivan
منشور في: (2008)

The use of convolutional coding to reduce bit error rate in CDMA
بواسطة: Mohamad Noor, Norhayati
منشور في: (2001)

Multiple Hand Based Biometric Bit Extraction For Template Protection
بواسطة: Chin, Yong Jian
منشور في: (2012)

Partial stroke testing for emergency shutdown valve using integrated PLC control design and human-machine interface
بواسطة: Abdul Rahman, Amirah
منشور في: (2015)

FPGA-based design of a math co-processor for the Amir CPU
بواسطة: Tan, Arthur Foo Yen
منشور في: (2020)

Fast fourier transform module for implementation in Nios II embedded processor
بواسطة: Ahmed, Hisham Azhari
منشور في: (2008)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
بواسطة: Chew, Yen Wen
منشور في: (2015)

Adaptive bit loading algorithems for uplink multiuser OFDM/CDMA system
بواسطة: Mehimed Houmani, Mokhtar Mohammed
منشور في: (2008)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
بواسطة: Rajah, Avinash
منشور في: (2005)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group