Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust

The hardware secure module is the common example of Root-of-Trust that used in cryptographic system, fundamentally it is generating, managing and provide protection to the cryptographic keys and performing cryptographic functions within its secure environments. A random number generator (RNG) is one...

Saved in:

書目詳細資料
主要作者:	Ong, Elaine Ei Ling
格式:	Thesis
語言:	English
出版:	2021
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/99433/1/ElaineOngEiLingMKE2021.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Hardware acceleration of secure hash algorithm 3
由: Ng, Lai Boon
出版: (2020)

A Fast Incremental Cryptographic Hash Function
由: Goi, Bok Min
出版: (2003)

A Fast Incremental Cryptographic Hash Function
由: Goi , Bok Min
出版: (2003)

Secure hash algorithm and secure scheme for key storage in trusted platform module
由: Mohd. Yassin, Mohd. Nazrin
出版: (2009)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
由: Paramasivam, Vishnu
出版: (2009)

New cryptographic algorithms for hash function, block cipher and key agreement /
由: Mirvaziri, Hamid
出版: (2010)

A collision resistant cryptographic hash function based on cellular automata rules
由: Jamil, Norziana
出版: (2013)

Generation and statistical analysis of chaos-based pseudorandom sequences
由: Hina, Aliyu Danladi
出版: (2019)

Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
由: Zainurin, Siti Nadhirah
出版: (2021)

An enhanced lightweight crypto-hash function technique using new mersenne number transform for internet of things security
由: Nubila Jaleel

RTL design of SHA-512 processor core for secure message hashing
由: Chua, Lee Ping
出版: (2008)

An embedded key pin number cryptographic algorithm /
由: Sivasangari Krishnan
出版: (2018)

Secure hash function based on chaotic neural net works
由: Daei, Pejman
出版: (2013)

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
由: Lim , Yen Ruen
出版: (2017)

Hash functions : analysis study /
由: AbdulMajeed, Khanssaa Munthir
出版: (2013)

Implementation and integration of HF messaging system with cryptographic features
由: Mat Sidek, Abd. Rahim
出版: (2006)

A customizable cryptographic service provider for an embedded cryptohardware system
由: Ahmad, Illiasaak
出版: (2007)

Secure-Spin with hashing to support mobility and security in wireless sensor network
由: Amri, Mohammad Hossein
出版: (2013)

New Cryptographic Algorithms for Enhancing Security of Voice Data
由: Al-Hazaimeh, Obaida Mohammad Awad
出版: (2010)

The development of digital signature schemes using multiple cryptographic assumptions in algebra and number theory /
由: Tahat, Nedal Mohammad Fandi
出版: (2010)

Functional test generation using micro operation fault model
由: Ong, Hui Yien
出版: (2011)

Analysis and synthesis of cryptographic Boolean functions in Haar domain /
由: Rafiq, Hashum Mohamed
出版: (2017)

Methods For Generating Cryptographic Keys From Online Hand Signatures
由: Yip, Wai Kuan
出版: (2007)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
由: Niun, Cheah How
出版: (2016)

Enhancement Of Manchester Encoding Technique By Combining IT With A Hash Function
由: Hamarsheh, Mu'taz M. N.
出版: (2008)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

A hardware architecture of prewitt edge detection
由: Seif, Aramesh
出版: (2009)

Single board computer based hardware-input
由: A. Hassan, Walid
出版: (2009)

Enhanced cryptographically generated address (CGA) algorithms for mobile IPV6 /
由: Qadir, Sana
出版: (2016)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Software and hardware co-simulation platform for image processing
由: Kong, Johnny Jak Kan
出版: (2014)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

Modeling of image processing algorithms for hardware-software co-simulation
由: Isa, Ibrahim
出版: (2015)

Hardware based accelerator for database query using M-tree
由: Chai, Kah Hieng
出版: (2018)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group