Asic implementation of low latency montgomery modular exponentiation
Nowadays, electronic communication devices tend to design smaller in size, lighter in weight, lower in cost and higher performance. Individual may tend to use electronic communication devices when exchanging sensitive matters, such as personal details, contract documents, company secrets and specifi...
Saved in:
Main Author: | Liew, Pui Yen |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/99517/1/LiewPuiYenMSKE2022.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Electrocardiogram QRS detection hardware accelerator for ASIC implementation
by: Lim, Zhi Qing
Published: (2020) -
Asic design for healthiness recognition of agriculture
by: Chin, Linn Kern
Published: (2020) -
Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014) -
Investigating handoff latency in vanet and wimax
by: Simate, Zilole
Published: (2010) -
VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)