A parallel built-in self-test design for photon counting array
Test module’s architectures and methodologies that would maximize test capability to filter out faulty chip after fabrication is highly demanded for chip cost reduction. A high-speed frequency Built-in Self-test (BIST) module is playing an increasingly large part in overall efficiency and quality of...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 語言: | English |
| 出版: |
2022
|
| 主題: | |
| 在線閱讀: | http://eprints.utm.my/id/eprint/99566/1/PngKehJingMSKE2022.pdf |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
成為第一個發表評論!