Pelaksanaan accelerator berasaskan FPGA untuk rangkaian neural konvolusi menggunakan sintesis tinggi /
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis Book |
| Language: | English |
| Published: |
2021.
|
| Subjects: | |
| Online Access: | http://studentsrepo.um.edu.my/id/eprint/13011 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 01541nam a2200349 i 4500 | ||
|---|---|---|---|
| 001 | u1149660 | ||
| 003 | SIRSI | ||
| 005 | 202111111547 | ||
| 008 | 211111s2021 my a m 000 0 eng | ||
| 040 | |a UMM |e rda | ||
| 090 | |a TK7 |b UM 2021 Fen | ||
| 097 | |a TK7 |b UM 2021 Fen | ||
| 100 | 1 | |a Feng, Jiahui, |e author. | |
| 245 | 1 | 2 | |a Pelaksanaan accelerator berasaskan FPGA untuk rangkaian neural konvolusi menggunakan sintesis tinggi / |c Feng Jiahui. |
| 246 | 1 | 4 | |a A fpga-based accelerator implementation for convolutional neural network using high-level synthesis |
| 264 | 1 | |c 2021. | |
| 300 | |a xi, 50 leaves : |b illustrations ; |c 30 cm | ||
| 336 | |a text |2 rdacontent | ||
| 336 | |a still image |2 rdacontent | ||
| 337 | |a unmediated |2 rdamedia | ||
| 338 | |a volume |2 rdacarrier | ||
| 502 | |b M.Eng. |c Jabatan Kejuruteraan Elektrik, Fakulti Kejuruteraan, Universiti Malaya |c 2021. | ||
| 504 | |a Bibliograhy: leaves 47-50. | ||
| 650 | 0 | |a Field programmable gate arrays. | |
| 650 | 0 | |a Neural networks (Computer science) | |
| 650 | 0 | |a Computer-aided design. | |
| 710 | 2 | |a Universiti Malaya. |b Jabatan Kejuruteraan Elektrik, |e degree granting institution. | |
| 856 | |u http://studentsrepo.um.edu.my/id/eprint/13011 | ||
| 900 | |a NNANS US | ||
| 596 | |a 1 7 | ||
| 999 | |a TK7 UM 2021 FEN |w LC |c 1 |i A517716513 |f 14/1/2022 |g 1 |l STACKS |m P01UTAMA |r Y |s Y |t TESIS |u 11/11/2021 |1 STEM |o .STAFF. Terima dari perpustakan kejuruteraan tanpa CD dan surat Agreement. | ||
| 999 | |a TK7 UM 2021 FEN |w LC |c 1 |i A517733091 |f 22/3/2022 |g 1 |l STACKS |m P07JURUTER |r Y |s Y |t TESIS |u 22/3/2022 |1 STEM | ||