Formalization of timing diagram using net theory for asynchronous circuit design /
Saved in:
Main Author: | Tan, Yew Koon |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
1994.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
by: Mahmoud, Mohamed Mounir
Published: (2013) -
Techniques for efficient and accurate simulation of mixed analog & digital circuits /
by: Lee, Teng Kiat
Published: (1994) -
Efficient algorithms for over-the-cell channel routing in VLSI design using two and three routing layers /
by: Shew, Paul Waie
Published: (1996) -
Low power clock tree synthesis for ASIC VLSI design /
by: Teng, Siong Kiong
Published: (2010) -
Robust VLSI floorplanning by using stochastic and deterministic algorithms /
by: Hoo, Chyi Shiang
Published: (2013)