Formalization of timing diagram using net theory for asynchronous circuit design /
Saved in:
主要作者: | Tan, Yew Koon |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
1994.
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
由: Mahmoud, Mohamed Mounir
出版: (2013) -
Techniques for efficient and accurate simulation of mixed analog & digital circuits /
由: Lee, Teng Kiat
出版: (1994) -
Efficient algorithms for over-the-cell channel routing in VLSI design using two and three routing layers /
由: Shew, Paul Waie
出版: (1996) -
Low power clock tree synthesis for ASIC VLSI design /
由: Teng, Siong Kiong
出版: (2010) -
Robust VLSI floorplanning by using stochastic and deterministic algorithms /
由: Hoo, Chyi Shiang
出版: (2013)