A reconfigurable pipelined processor for real time image processing /

Saved in:
Bibliographic Details
Main Author: Goh, Wei Chuan
Format: Thesis Book
Language:English
Published: 1997.
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!
LEADER 00810cam a2200241 a 4500
001 u420781
003 SIRSI
008 980220s1997 si v 00 1 eng m
035 |a ACE-6301 
040 |a UMM 
090 |a TA1632  |b Goh 
100 1 0 |a Goh, Wei Chuan 
245 1 2 |a A reconfigurable pipelined processor for real time image processing /  |c by Goh Wei Chuan. 
260 |c 1997. 
300 |a vii, 73 leaves :  |b ill. ;  |c 30 cm. 
502 |a Dissertation (M.Sc.) -- National University of Singapore, 1997. 
504 |a Bibliography: leaves 72-73. 
650 0 |a Image processing  |x Digital techniques 
650 0 |a Real-time data processing. 
650 0 |a Field programmable gate arrays. 
948 |a 20/02/1998  |b 25/11/2000 
596 |a 1 
999 |a TA1632 GOH  |w LC  |c 1  |i A507496231  |l STACKS  |m P01UTAMA  |r Y  |s Y  |t TESIS  |u 24/3/1998