A reconfigurable pipelined processor for real time image processing /
Saved in:
Main Author: | Goh, Wei Chuan |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
1997.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A parallel architecture for real-time image processing and segmented approach to lossless image compression /
by: Sim, Choon Chuah
Published: (1993) -
Design of high-speed data acquisition of CMOS image sensor based on FPGA and USB3.0 /
by: Wang, Shuai
Published: (2021) -
Distributed real-time lossless image compression of medical images /
by: Goh, Kenneth Khoon Hon
Published: (1998) -
Design and implementation of real data fast fourier transform processor on field programmable gates array
by: Ahmed, Mohammed Kassim
Published: (2015) - Hardware implementation of RGB to HSL converter using FPGA