Rescheduling in high-level syntheses /
Saved in:
主要作者: | Lim, Daniel Kok Yong |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
1997.
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Scheduling in high level synthesis of VLSI circuits /
由: Xiong, Xing Rong
出版: (1996) -
Channel routing for rectilinear and octilinear routing models /
由: Lee, James Kok Kiong
出版: (1992) -
Efficient algorithms for over-the-cell channel routing in VLSI design using two and three routing layers /
由: Shew, Paul Waie
出版: (1996) -
Steiner problem in octilinear routing model /
由: Koh, Cheng Kok
出版: (1995) -
Algorithms for reconfiguration problems in VLSI/WSI arrays /
由: Low, Chor Ping
出版: (1994)