Text this: An accurate delay model for BiCMOS/CMOS logic gates /