A VHDL implementation of BIST technique in UART design /
Saved in:
Main Author: | Mohd. Yamani Idna Idris |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2002.
|
Subjects: | |
Online Access: | http://studentsrepo.um.edu.my/id/eprint/2150 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
VHDL implementation of the noise reduction system /
by: Sarathy G. P.
Published: (1997) -
A scalable implementation of fully-connected neural networks using VHDL /
by: Kuek, Chian Shiun
Published: (2005) -
VHDL modeling of multiagent system for smart-home automation /
by: Jalal, Awss Assim
Published: (2008) -
BIST based on reseeding of LFSRs /
by: Venkataraman, Srikanth
Published: (1993) -
Hardware modeling of an artificial neural network /
by: Tan, Sin Foo
Published: (1997)