I-V hysteresis characterization of deep-submicron mos devices /
Saved in:
Main Author: | Xia, Jinghua |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2002.
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Development of ultra-thin nitrogen-rich gate oxide process for deep submicron CMOS technology /
by: Lek, Chun Meng
Published: (2002) -
Simulation of 0.1um Mos devices for logic and memory technologies /
by: Poh, Francis Yong Wee
Published: (2002) -
Defectivity improvement in advanced processes and its investigation to negative bias temperature instabilities in High-K/Metal-Gate Deep-Submicron CMOS /
by: Yasmin Abdul Wahab
Published: (2015) -
Flicker noise characterization of trapping effects in submicrometer Mos transistors /
by: Yeo, Boon Pian
Published: (1998) -
New techniques for the characterization of hot-carrier degradation in MOS devices /
by: Leang, Sern Ee
Published: (1997)