Simulation of 0.1um Mos devices for logic and memory technologies /
Saved in:
Main Author: | Poh, Francis Yong Wee |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2002.
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fabrikasi dan pencirian teknologi 0.13 um nMOS
by: Ahmad, Afandi
Published: (2003) -
I-V hysteresis characterization of deep-submicron mos devices /
by: Xia, Jinghua
Published: (2002) -
Design of capacitive sensor interfacing circuit using 0.18 um complementary metal oxide semiconductor technology /
by: Hoveizavi, Fatemeh Banitorfian
Published: (2011) -
Fabrication of sub-0.5um high electron mobility transistors /
by: Lee, Kay Ming
Published: (1998) -
Photoresist trimming technique in high-density oxygen-based plasmas for sub-0.1 um mosfet fabrication using 248-nm lithography /
by: Sin, Chian Yuh
Published: (2002)