Simulation of 0.1um Mos devices for logic and memory technologies /
Saved in:
主要作者: | Poh, Francis Yong Wee |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
2002.
|
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Fabrikasi dan pencirian teknologi 0.13 um nMOS
由: Ahmad, Afandi
出版: (2003) -
I-V hysteresis characterization of deep-submicron mos devices /
由: Xia, Jinghua
出版: (2002) -
Design of capacitive sensor interfacing circuit using 0.18 um complementary metal oxide semiconductor technology /
由: Hoveizavi, Fatemeh Banitorfian
出版: (2011) -
Fabrication of sub-0.5um high electron mobility transistors /
由: Lee, Kay Ming
出版: (1998) -
Photoresist trimming technique in high-density oxygen-based plasmas for sub-0.1 um mosfet fabrication using 248-nm lithography /
由: Sin, Chian Yuh
出版: (2002)