A study of stress in backend metallization in ULSI devices /
Saved in:
主要作者: | Goh, Chia Lan |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
2006.
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A study on integrated circuits I-V characteristics using fault localization system /
由: Quah, Larry Thiam Soon
出版: (1995) -
Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
由: Mahmoud, Mohamed Mounir
出版: (2013) -
Probing technique for energy distribution of positive charges in gate dielectrics and its application to lifetime prediction /
由: Sharifah Fatmadiana Wan Muhamad Hatta -
Process integration issues of self-aligned titanium silicide technology (Ti-Salicide) in deep sub-micron CMOS devices fabrication /
由: Lim, Chong Wee
出版: (1998) -
Modelling the stresses in VLSI plastic packages /
由: Ng, Kiang Chong
出版: (1989)