High-speed shortest path co-processor design /
Saved in:
Main Author: | Suraya Abu Bakar |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2010.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Query processing and optimization in multiprocessor environment /
by: Tan, Kian Lee
Published: (1991) -
An approach to modelling and simulating multithreaded schedulers for divide and conquer problems on multicore architecture /
by: Al-Obaidi, Alaa Mohammed Ali Wadi -
Crosstalk-aware error control coding techniques for reliable and energy efficient network on chip
by: Flayyih, Wameedh Nazar
Published: (2014) -
FPGA co-processor design for lane detection and estimation /
by: Shariman Omar
Published: (2011) -
Study on index register prefetching and prefetch scheduling /
by: Chan, Fletch Wai Wai
Published: (1997)